

o9/  
10751,152

PATENT

AMENDMENT A (IN RESPONSE TO PAPER NO. 5  
(OFFICE ACTION DATED MAY 26, 2004))

CLAIMS

1. *(ORIGINAL)* A system for controlling radio components, said system comprising:
  - a microcode random access memory for storing a frame program, said frame program comprising a certain instruction;
  - a microsequencer for executing the certain instruction;
  - a microwire for transmitting a predetermined number of bytes to the radio components, responsive to the microsequencer executing the certain instruction;
  - and
  - a delay unit for selectively delaying the microsequencer by a predetermined period of time, responsive to the microsequencer executing the certain instruction.
2. *(ORIGINAL)* The system of claim 1, wherein the certain instruction comprises a value indicative of the predetermined number of bytes.
3. *(ORIGINAL)* The system of claim 2, wherein the value is indicative of the predetermined period of time.
4. *(ORIGINAL)* The system of claim 3, wherein the predetermined period of time is the value minus one.
5. *(ORIGINAL)* The system of claim 2, further comprising:
  - a microwire random access memory for storing the predetermined number of bytes at a particular address; and
  - wherein the certain instruction comprises the particular address.
6. *(ORIGINAL)* The system of claim 5, and wherein the value and the

Atty. Docket No.: P04786 (11461.00.0074) - 2 -  
CHICAGO/#1265102.1

of  
10/751,152

PATENT

AMENDMENT A (IN RESPONSE TO PAPER NO. 5  
(OFFICE ACTION DATED MAY 26, 2004))

particular address are indicative of the predetermined period of time.

7. *(ORIGINAL)* The system of claim 5, wherein the predetermined period of delay is the value minus one if the particular address is odd.

8. *(ORIGINAL)* A method for controlling radio components, said method comprising:

executing a certain instruction;  
transmitting a predetermined number of bytes to the radio components, responsive to executing the certain instruction; and  
selectively preventing execution of other instructions for a predetermined period of time, responsive to executing the certain instruction.

9. *(ORIGINAL)* The method of claim 8, wherein the certain instruction comprises a value indicative of the predetermined number of bytes.

10. *(ORIGINAL)* The method of claim 9, wherein the value is indicative of the predetermined period of time.

11. *(CURRENTLY AMENDED)* The system-method of claim 10, wherein the predetermined period of time is the value minus one.

12. *(ORIGINAL)* The method of claim 9, wherein the certain instruction comprises a particular memory address, and wherein transmitting a predetermined number of bytes further comprises transmitting the predetermined number of bytes beginning at the particular memory address.

13. *(ORIGINAL)* The method of claim 12, wherein the value and the

Atty. Docket No.: P04786 (11461.00.0074) - 3 -  
CHICAGO/#1265102.1

o/g/  
10/751,152

PATENT

AMENDMENT A (IN RESPONSE TO PAPER NO. 5  
(OFFICE ACTION DATED MAY 26, 2004))

particular memory address are indicative of the predetermined period of time.

14. (*CURRENTLY AMENDED*) The ~~system-method~~ of claim 513,  
wherein the predetermined period of delay is the value minus one if the particular  
memory address is odd.

15. (*ORIGINAL*) An apparatus for controlling radio components, said  
apparatus comprising a microcode random access memory storing a frame  
program, said frame program comprising a certain executable instruction, said  
certain executable instruction comprising means for:

transmitting a predetermined number of bytes to the radio components; and  
selectively preventing execution of other executable instructions for a  
predetermined period of time.

16. (*ORIGINAL*) The apparatus of claim 15, wherein the means for  
transmitting a predetermined number of bytes to the radio components further  
comprises means for transmitting the predetermined number of bytes to the radio  
components beginning at a predetermined memory address.

17. (*ORIGINAL*) The apparatus of claim 16, wherein the means for  
selectively preventing execution of other executable instructions for a  
predetermined period of time further comprises selectively preventing execution of  
other executable instruction based upon the predetermined memory address.